Memory Power Tracing on Hybrid Memory Cube

Abstract—The modern microprocessor architecture mainly utilizes multi-level data caches as a primary optimization to reduce the memory access latency and power consumption as well as increase the perceived bandwidth from an application. This mechanism works well with significant memory reuse or linear memory access patterns. However, the irregular or nondeterministic pattern of memory access will … Read more